We have successfully experimentally integrated graphene interconnects with commercial 0.25μm technology CMOS ring oscillator circuit using conventional fabrication techniques, and demonstrated high speed on-chip graphene interconnects that operates above 1GHz.
Introduction
Graphene has been considered as one of the most promising materials for future interconnects technology [1] . Theoretical studies have shown that graphene has lower resistivity, higher maximum current density, and lower capacitance compared to copper in nanoscale dimensions [2] . Graphene also potentially offers advantages such as simpler fabrication processes and better material control and reproducibility, compared with multi-walled carbon nanotubes (MWCNT). Despite the exciting theoretical predictions and measurements performed at DC [2, 3] , experimental demonstration of high speed signaling in graphene interconnects has not been made. There is no report yet on the integration of graphene with CMOS technology either. This paper presents 1) the first monolithic integration of graphene with commercial CMOS technology, and 2) the first experimental demonstration of high-speed signaling of on-chip graphene interconnects. Characterization results showed operation frequency up to 1.3 GHz.
Device Fabrication (1) Graphene synthesis and transfer
Large area graphene films are grown by chemical vapor deposition (CVD), and then transferred to a 5mm×5mm CMOS chip following the procedure developed by Reina et al. [4] . The graphene synthesis and transfer is described below in brief. A 500nm Ni film is evaporated on a SiO 2 /Si substrate and thermally annealed. The growth is carried out for 5 minutes at 1000°C, with 5 sccm and 1300 sccm flow of CH 4 and H 2 , respectively. After the growth process, poly(methyl methacrylate) (PMMA) is spin-coated on the graphene/Ni film. The substrate is subsequently placed in a 10% HCl aqueous solution, which etches away the underlying Ni film and releases the graphene film. Once the PMMA/graphene film is placed on the target substrate, the PMMA layer is removed by acetone [4] . The described process flow of material synthesis and transfer is shown in Fig. 1 . An average sheet resistance of ~700ohms/sq was extracted for graphene before post-transfer process by transferring graphene films onto SiO 2 /Si test substrates.
(2) Integration with CMOS circuit
The CMOS chip was fabricated using a 0.25μm CMOS technology. Each of the arrays of 256 ring oscillators was designed with a missing interconnect wire onto which a graphene interconnect wire was subsequently integrated. 
Electrical Testing
The oscillator circuit on chip was implemented as a 5-stage ring oscillator with 4 inverters and one differential amplifier [6] at the receiving end of the interconnect line, as shown in Fig.4c .
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1) DC characterization
The statistics of DC resistivity in Fig. 5(a) shows that the average sheet resistivity remains about 700Ω/sq after post-transfer processing, indicating that the quality of the The differential amplifier at the receiver end offers a higher sensitivity compared to an inverter. It allowed us to trade off a reduction in the signal swing for a commensurate speed improvement. The line is terminated by a termination resistor (RT=20kΩ) to a mid supply voltage, hence the signal swing at the receiver end (node B) is reduced to VDD×R/ RT while the speed is increasedby a factor R/RT. 
Voltage (V)
graphene film is preserved after transfer and post processing. Sheet resistances data of graphene prepared by a variety of synthesis techniques are extracted from previous literature, and compared in Table 1 . We can see that a few to several layers of graphene is generally more favorable for obtaining low sheet resistance for high-speed interconnects. Contact resistance extracted from Fig. 5b was negligible compared to interconnect resistance. Along with the linear I-V curves shown in Fig. 5b , it is clear to see that we have obtained near-ideal ohmic contacts, a key requirement for interconnect technology. The distribution of resistivity is probably due to material nonuniformity.
(2) RF characterization
Oscillation frequency f of the ring oscillator circuit is determined by RC delay expressed by Eq. (1). If capacitance associated with graphene, C g dominates the total capacitance C tot , f is then expressed by Eq. (2):
where L is the interconnect length, and W is the width. Experimental results (Fig.6) show that frequency is directly correlated with W, and inversely correlated with L/W ratio as it is in Eq. (1), which means C tot is not dominated by C g .
Comparison of RF performances between graphene and MWCNT is shown in Fig.7 . For the same ring oscillator circuit design, graphene interconnects have lower resistance and thus offered a higher oscillation frequency. However at the same resistance value, MWCNT tends to have better performance. This is probably due to the larger capacitance associated with wide graphene stripes. Therefore narrower, multi-layered graphene with smaller RC delay should be more desirable for RF applications. Currently, RF performance of MWCNT is mainly limited by the difficulty in achieving Ohmic contacts to all the shells for maximum conductance. Interconnect Resistance(kΩ)
Conclusions
The demonstration of monolithic integration of graphene with CMOS using conventional fabrication processes represents an important step forward for potential VLSI application of graphene for nanoelectronics that is scalable to any CMOS technology and arbitrary wafer sizes. Additionally, the observation of GHz operation in graphene stripes with length as long as 80μm indicates the promising future of graphene for local and semi-global high-speed interconnects. Fig.7 Oscillation period as a function of interconnect resistance for CMOS reference interconnect (aluminum), MWCNT, and graphene. For the same ring oscillator circuit, graphene offers higher speed operation compared to MWCNT. However, at the same resistance value MWCNT interconnects are faster most likely due to their smaller capacitance.
